Arithmetic Operation Oriented FPGA Technology Mapping Algorithm

This paper proposes arithmetic mapping algorithm, ArithM.Experiments show that, compared with accepted ABC black box mapping algorithm, this algorithm can reduce area of logic blocks by 7%, and decrease circuit delay by 5%.AithM adopts three optimizations-components sharing, balancing arithmetic list and absorbing abutting resource, to reduce the mapping cost of area and delay.